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ABSTRACT
The design and preliminary testing of a microcomputer based flight
monitor and data recorder, utilizing magnetic bubble memory, is reported.
Component selection, software design and magnetic bubble storage system
construction and testing are discussed. Difficulties encountered, both
in software and bubble testing are reviewed, with results and remaining
work summarized.
Magnetic bubble memory technology is reviewed and its potential
as a reliable, dense, low cost, non-volatile recording medium is noted.
It is proposed that the microprocessor be utilized as a flight monitoring
as well as a recording device to detect and report imminent "extremis"
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The need for a light, crash survivable, compact data recorder for
Naval aircraft is well established. Information which identifies the
cause of the loss of one aircraft can often point to a weakness that may
affect several others. Recognizing this formally, the Chief of Naval
Operations has required the inclusion of crash recorders in all new
Navy aircraft.
A crash recorder must utilize a recording medium that is non-volatile,
as the data may not be recovered for weeks or months after being recorded.
Additionally, if the recording medium is reusable, then no service action
is required to install the new recording medium.
In the past, obstacles to the solution of the recording problem have
included the cost, the reliability of mechanical recorders, the size and
weight of any system proposed for a small aircraft, and the mass memory
size required when implemented by a solid state system.
Reference [1] demonstrated that by ignoring redundant data, or "com-
pressing" the data, one can reduce the size of the required memory by
25%-50%.
Solid state non-volatile data storage using an MNOS (Metal Nitride
Oxide Semiconductor) module was demonstrated in Reference [2]. Until
recently solid state non-volatile memories have been too bulky. Solid
state Magnetic Bubble Memory (MBM) overcomes these problems by offering
a quantum step forward in size, weight, cost/bit and reliability. By
combining the processing power of the microcomputer with the dense memory
12

capacity of the MBM, a low cost, small size, highly reliable recording
system becomes available for multipurpose use.
Because the processing speed of the microcomputer exceeds what is
needed for recording data, and because system status data is available,
the system can also be used as a flight monitor to aid the pilot in
making critical decisions.
During an aircraft launch, approach, or combat engagement, decision
time is critical. Analysis of pertinent factors relating to take-off
abort, wave off, or ejection may require split second pilot decisions.
The speed and power of the microcomputer can be used to monitor the air-
craft state and greatly assist the pilot in such situations. Utilizing
the same equipment and data as the recorder, no additional cost other
than software is incurred for a substantial increase in capability.
B. THE MONITOR/RECORDER SYSTEM
This thesis consists of the system design and construction of a
development prototype microcomputer monitor and data recorder. A non-
volatile MBM module is constructed to function as a remote mass memory
through appropriate interface circuitry. The memory module is designed
so that it can be located in a survivable airfoil, and thus the system
can function as a crash recorder.
The present system utilizes current production equipment for all
components. With the advent of single chip controllers implementing
CPU, CLOCK, EPROM/RAM memory and I/O functions on a single chip, future
size reductions will be significant. Future system design centered
13

around such devices utilizing a single 400 cycle power supply can
incorporate all required computer functions, except input bus interface,
within 2-3 chips. Replacement of the current controller board and MBM
prototype board with 3-5 LSI chips as these modules come into greater use
will similarly reduce the size of this part of the system. Implementation
of the complete unit on a 5" x 7" circuit board, with out power supply
and input bus interface, is a realistic expectation within one to three
years.
Section II gives an overview of the constructed digital data recording
system, as well as the peripheral equipment interfaced to it for field. test
and modification.
Section III discusses interrupt versus status checks for software con-
trol. Important additional capabilities of the system, with recommendations
for future implementation are also discussed.
Appendix A discusses bubble memory technology, with notes relating
to some of its critical parameters. The developed programs are listed
in Appendix B. Appendix C contains detailed hardware information, sche-
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The microcomputer monitor and data recording system is illustrated
in Figure 1 and is comprised of two major assemblies; a general purpose
microcomputer system and a remote magnetic bubble memory module. Figure
2 depicts the system at a block level.
As depicted in Figure 2, the system is designed to receive aircraft
status data that is assumed to be received on a MIL STD 1553 data bus.
This information is buffered and sent to the general purpose microcomputer,
The microcomputer analyzes the data, compresses it, and sends the com-
pacted data to storage in the magnetic bubble module.
The MBM controller receives the data from the computer. Here it is
converted to serial data and stored in the bubble memory. The MBM module
is part of an escape capsule that is designed to be survivable in the
event of aircraft crash. (Reference [2] goes into greater detail in this
area.) It is housed with a locater beacon to facilitate its recovery.
B. MICROCOMPUTER SYSTEM
The general purpose microcomputer system consists of an Intel 80/20-4
Single Board Computer (SBC) mounted in a rack suitable for a total of
four boards. An integral DC supply provides all required power with the
exception of +17 volts. This deficiency will be discussed in Appendix C.
An ICOM model PP80 MDS/SBC 80/20-R PROM programmer board with resident
software and 7K of expansion EPROM has been added in the card case to
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program storage. The third board in the cage is an interface board to
accomplish all electrical interface to the remote magnetic bubble memory
module. There is room for one more board in the card cage. It is anti-
cipated that the MIL STD 1553 data bus interface would go on this in the
future.
The Intel 80/20-4 Single Board Computer (SBC) is the heart of the
system. The System 80/20-4 Microcomputer Hardware Reference Manual
(Preliminary) [Reference (3)], and the SBC 80/20-4 Single Board Computer
Hardware Reference Manual [Reference (10)], discuss in detail the many
facets of its operation. Figures 3, 4, and 5 illustrate the boards
within the computing system. Figure 6 depicts the system in a detailed
block diagram, as configured for this project.
The System 80/20 was chosen due to its flexible interrupt structure,
its power failure warning circuitry, and its multi-master bus configuration
With 4K bytes of resident EPROM, (2K of which is system monitor ), 7-8K
bytes of expansion EPROM on the ICOM board, as well as 4K bytes of resi-
dent RAM, there are no effective memory limitations imposed.
The system is set up to operate on its monitor utilizing automatic
baud rate selection to an RS-232 serial interface. A Texas Instruments
Silent 700 Terminal was obtained and modified to allow portable system
operation. Terminal modification and wiring are indicated in Appendix C.
Field test and software modification is supported by the ICOM PROM
programmer and Texas Instruments Silent 700 portable terminal. Program
verification and alteration are immediately available to allow custom







program control in the flight or post flight environment. ICOM PROM
programmer operation is detailed in the PROM Programmer Operations Manual
[Reference (4)]. Terminal operation is outlined in the Silent 700 Model
745 Terminal Operating Instructions [Reference (9)].
C. MAGNETIC BUBBLE MODULE
The magnetic bubble memory module is illustrated in Figure 7 and con-
sists of two cards, housed together in a separate card cage. A forty-
lead flat ribbon signal connector and a five-lead power cable connect
to the interface board. The module consists of a magnetic bubble controller
card and a magnetic bubble driver/sense amplifier card. Back-plane connec-
tions in the card cage transfer all required signals between the two boards.
Figures 9 and 11 are detailed block diagrams of the boards. The cards
were locally built, utilizing first design printed circuit boards and
schematic information from Texas Instruments (TI). These boards interface
the TI TBMOlOl magnetic bubble chip to the microcomputer as a TTL compatible
interface. References [5] and [6] are the controller and bubble board
detailed specification. References [7] and [8] are the electrical sche-
matics and parts lists for each board.
1 . Magnetic Bubble Memory Board
The Magnetic Bubble Memory (MBM) board is illustrated in Figure 8
and detailed at the block level in Figure 9. Detailed operation is out-
lined in Magnetic Bubble Memory and System Interface Circuits (Reference
[6]). An overview of MBM board operation follows.
Board enable (BDEN) is input low, producing an enable to the coil
field drives, transfer, replicate, generate, and annihilate gates, and to
24

the output data driver. U7 and U8 are indirectly controlled via U4 enable.
Field drive signals (CXA, CXB, CYA, CYB) are input to Ul/BE from
the controller board coil drive output circuitry. These precisely timed
square wave pulses are applied to the appropriate coil drives and cause
triangular current output pulses from the field drivers. These outputs
are. applied to the X and Y coil drives out of phase to produce the 100 KHZ
field as described in Reference [6]. The timing of these field drive
signals is controlled by the controller board. Only level conversion
and shaping are done on the bubble board.
Monitoring of bubble loop position is accomplished by the con-
troller. It assumes the bubble is started from a zero page reference
and as such it must be allowed to return to this zero reference prior to
shutdown or powerdown. The time involved to return the loops to the zero
reference can vary from to 6.4 ms depending on loop positions at com-
mencement of shut down.
Chips U2A and U2B are the Transfer gate drivers. U2A and U2B
are functionally identical and drive the same gates. Timing differences
in the micro sequence from the controller determine whether the pulse in
the transfer loops will perform a transfer in or a transfer out. Chip
U3A contains the Replicate driver, while U3B contains the Annihilate
driver. Again these two chips are schematically identical and drive a
common gate. The difference in their function is accomplished via timing.
Along with U4A, the combination of Replicate, Annihilate and Generate accom-
plish the bubble read/write function. The chips themselves are identical
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are received as inputs from the Controller board. The Timing Function
Generator sequences the chips to accomplish all required functions.
Output data sensing is accomplished via U4B, U7, U8 and the
R/C network. When an analog bubble signal is sensed in the detectors
it is coupled to the sense amplifiers, amplified and digitized via the
clamp signal. The sense amplifier output is applied to latch U7 where
it is strobed to the output driver, U4B. The output of this driver is
then transferred to the controller as digital bubble data.
Reference [5] points out that the gates in the bubble memory
chip make excellent fuses due to their small size. Discussion with TI
personnel bears this out as a major failure area For this reason a
resistive equivalent for the bubble chip elements was constructed for the
testing phase, utilizing specification information of Reference [6].
Prior to bubble chip insertion, all signals should be verified for timing.
In particular, the polarity, pulse width, and duty cycle of the gate drive
waveforms should correspond with those of Reference [6]. The five large
wire loops are for final verification of current waveforms prior to bubble
chip insertion, and for verification with the bubble installed. Utiliz-
ing a current probe, the circuit waveforms may be verified at the bubble.
At test completion these loops may be reduced to straight wire runs to
the bubble chip, for a more compact design. All timing waveforms are
referenced with respect to the leading (falling) edge of CXB/, Pin 18.
This signal, input as an external sync, set for negative slope trigger,




No written information on the controller board was available.
Reference [6] suggests a design and it appears the board was modeled
after this. The board is centered around a TMS 9916 Magnetic Bubble
Memory Controller. Figure 9 illustrates the board itself, while Figure
11 is the block diagram. All three busses, data, address and control,
are used as inputs. The control bus is made up of five signals: reset,
clock (BCLK/), power fail (PFWP/), data bus in (DBIN), memory enable
(MEMEN) and Interrupt. Hardware reset is a low level signal that is
tapped directly from the SBC reset signal. It performs a full reset
of the controller board via hardware. SBC BCLK/ was selected as the
external clock input to the controller, since all data output to the
master bus of the SBC is referenced to this clock. This TTL signal is
input to U23 and U19 to properly sync the ready and read/write operations
between the CPU and controller.
Power fail (PFWP/) is a low level input signal from the system
80/20. Reference [3] describes its operation. It is currently tied to
+5V on the card cage backplane. To utilize it, PFWP/ would be brought
from the system 80/20 to the power bad input of the controller board,
Pl/19, as a low logic signal. This circuit is designed in the controller
to allow an immediate orderly shutdown of the bubble memory in the event
of power failure, because major loop data loss is possible if data is
left in it at shutdown. Additionally, to keep track of zero page refer-
ence, the bubble must shut down with the minor loops positioned at a
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The system 80/20 guarantees 5.3 ms of warning prior to the loss of
+5V. The MBM chip requires 6.41 ms for a worst case return of all minor
loops to zero. A storage capacitor may be required to meet this 1.31 ms
time difference. Data Bus In (DBIN) is the controller device Read/Write
command and is derived from Memory Read (MRDC/) or Memory Write Command
(MWRC/) on the master bus. The controller uses this command along with
the other two busses to interpret commands from the microcomputer. Memory
Enable (MEMEN/) is simple a low logic enabling signal acting much like a
chip select. It is discussed in the board addressing scheme.
The primary job of the controller board is Read/Write loop
control. Major functions of the board, and the associated components,
are: Timing (U8, U19, U23, U24), Data Bus Interface (U3, U4), Addressing
(III, U2, 1119), Redundancy (U6, U4, U14), Timing Function Generation (U5,
U9, UIO, U16, U21) and Bubble Board Interface (U20, 25, 26).
US is a conventional clock generator. It provides clock reference
within the control and bubble boards. As mentioned earlier, CPU inter-
face timing is accomplished with BCLK/ and associated ready timing of U23B.
Board sync is generated by clocking the inputs to U23A. U19 provides
timing gates to the Timing Function Generator (TFG) circuitry as well as
clocking the input data. U24 supplies enable timing to the bubble
module for coil start/stop timing.
Data bus interface is accomplished with two Bidirectional Bus
Drivers, U3 and U4. With an enabling input of Ready from U13, the read
or write signals from U19B or Ul determine direction of data flow.
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The controller board is addressed as a memory mapped device
utilizing 15 address lines. SBC address 14 and 15 were "ANDed" together
on the interface board to reduce the number of SBC address lines to 15
to conform to the controller address bus, mapping the controller into
high memory. The memory mapped address is determined by the controller
(A0-A3), Ul (A4-6) and U2 (A7-A14 & 15). Ul and U2 are fusable link
ROMs (256x4). U2 contains a hex "0" at its address OFFh. Ul contains
a hex "E" at its address "47h" and "8" at address 4F. In addition to the
address bus, Ul utilizes a high level logic memory enable (MEMEM) signal
created from "OR"ing SBC memory read (MRDC/) with SBC memory write (MWRC/)
on the interface board. Finally, the actual address selection (within Ul)
is determined by the Data Bus In (DBIN) signal. For DBIN true (high), Ul
address 4Fh is accessed, which generates a chip select and read signal to
the controller board. For DBIN false, address 47h is accessed, which
generates a write and chip select signal to the controller board. The
result up to this point is that for an address of OFFFXh (where X is a
don't care) the controller can differentiate between a read and a write
memory operation.
The lower four address bits are fed directly to the controller.
All controller commands are mapped onto these address locations (OFFFOh to
FFFEh) with OFFh not utilized. TMS 9916/5502 controller specifications
[Reference (5)] details the commands. All commands with the exception
of 0FFF2h utilize the data bus to pass required data associated with the
command. The 0FFF2h command (Control Command) is an expansion command
that allows the data bus to be utilized to pass eight additional commands.
33

These commands have no data associated with them, so no conflict occurs.
For example, 0FFF2h on the address bus, with 02h on the data bus causes
the controller to execute its microprogram to read a page of bubble data
into the controller buffer, reposition required loops, etc. It. should
be noted that control commands are transparent to the programmer, in that
once the controller is programmed, the CPU may go on and leave the con-
troller to complete its task. Monitoring may either be done via status
polling or interrupt programming. This will be discussed further in
Section III.
Timing interface for read/write control timing is accomplished
via the CPU ready circuit. If the controller required additional time
in accessing its buffers to the bus, it may pull the ready line low,
causing the CPU to enter a wait state until the controller is once again
ready.
Redundancy circuit discussion follows. Starting after a reset
generated by the read Counter Clear (RDCTRCL) signal from the controller
(U13), U14 counts the gated 50KHZ clock. Its output is fed to the 256X4
bit Schottky fusible link ROM, Ull . This ROM contains the redundancy
map for up to four installed MBM chips and is the same type as the pre-
viously discussed Ul and U2. The current application has only one MBM,
so Ull contains only one of a possible four maps. Table I is the re-
dundancy map for the MBM employed in this report. The counted clock
input causes the redundancy map to be output to U6, which generates a Data
Enable (DATAEN) signal for each valid minor loop, and fails to post the






MODULE 8 9-92-10 23 June 77 13:43:35 TEMP CENTIGRADE
0000 0002 01 CO 0010 0000 0000 0000 00000000 0007
BAD LOOP ADDRESSES (HEXIDECIMAL)
001 E, 0027, 0028, 0029, 0038
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is gated with the controller Data Out signal to form the Good Data (GDATA)
signal at U25D. The signal is then transferred to the MBM via buffer
U25 to gate out bad loop information.
U6 receives three enable lines, Board Select (BDSEL) A, B, and C.
These are used to indicate which of up to eight bubble board redundancy
maps are to be accessed. Currently the select lines are tied to ground to
supply a logic zero to the board address logic. In a larger application
with more than four bubble boards, an additional redundancy map ROM
would be added, generating inputs to U6 (D4-7), and would contain the maps
for boards 4-7. Additionally, active board address would have to be sup-
plied to the board select lines.
Precision timing waveforms for all bubble board functions are
generated in the Timing Function Generator group. UIO, the Timing Func-
tion Generator (TFG), is another fusible link ROM. The contents of this
ROM are indicated in Table II. Counters U5 and U9, driven by the clock
generator 18 MHZ output, and under control of U12, access the TFG. It
in turn generates output signals on its data lines to sequence a set of
timing pulses to two eight input, "D" flip flop latches, U16 and U21
.
U21 utilizes only six of its eight "D" flip flops. This latched sequence
is clocked by the counted down 18 MHZ clock (4.5 MHZ) to generate output
signals to drivers U20, U25 and U26. These three chips are quad, two-
input NOR gates and make up the function drivers. All MBM Board com-
mands serve as inputs to these drivers to be timed under micro sequence
control of the TFG.
36

The interrupt output from the controller allows for a powerful
interface to the microcomputer. When enabled via its mask register, inter-
rupt is generated from Ul/34 through driver LI13A to B2/39. Software is
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A. INTERRUPT VERSUS STATUS CHECK
The system designed in this thesis can be operated in one of two
ways. One is for the Central Processing Unit (CPU) to obtain input data
when available, examine it, store as required, waiting for the mass
memory system Incomplete its operation (a significant amount of time),
and then wait for the next input cycle (an even more significant delay).
Due to the speed of the microprocessor, the relatively infrequent occur-
rence of input data, and the additional delay involved with a relatively
slow mass memory, the CPU would spend most of its time "polling" the in-
put or output, waiting for either an input operation, or for the memory
to complete its operation. This is trivial, if the CPU has no other task;
however, if it could be gainfully employed elsewhere, it represents a
great waste of computing power.
An alternative way of accomplishing the same task would be for the
computer to be working continuously. When the input data bus brought
information to the system, it would Interrupt it. The microcomputer
could then accept data from the 1553 bus buffer, operate on it, and store
as required. Utilizing an MBM controller that can be told to take the
data, store it and generate an interrupt when complete, the MBM module
could be left to its work, and the microcomputer returned to the task
interrupted.
For a Metal Nitride Oxide Semiconductor (NNOS) nonvolatile mass
memory, or other type of slow mass memory without a separate intelligent
controller, the same capability may be realized through software, utilizing
39

the programmable interrupt timer of the SBC. By setting this timer to the
required memory delay, an interrupt would be generated at memory completion,
Utilizing this method based on interrupts, the recorder system could
realize a ten-fold increase in computing power. This power could be
well utilized in the present and future monitoring applications.
B. SAFETY PROGRAMMING
A data recorder, by definition, has considerable information available
to it. In the case of an aircraft crash data recorder, a wealth of air-
craft status data is sent each second to the recorder. For a microcomputer
based system linked to a MIL STD 1553 data bus, with other aircraft systems
also on the bus, the state information available is sufficient for many
safety calculations.
Reference [2^ discusses the use of discrete parameters to represent
a wealth of aircraft status data in a very compact form. The variable
DP&l, and DP&2 of the RECORD program represent 16 BIT words composed of
discrete data. A suggested implementation is shown in Table IV, where
DP&l represents pilot input, and DP&2 represents aircraft state. Utiliz-
ing this type of data, the recorder has available to it information on
flight perturbation, pilot response, control response resulting, and
finally the aircraft response resulting from this chain.
With aircraft air speed, fuel load, position, etc., available, cal-
culations of fuel exhaustion time and position, optimum climb, cruise,
and loiter configuration, or constant energy display mapping could be
supported. Real time calculation of take-off time and distance could be
automatically calculated, with no pilot generated input data other than
40

field length. Real time warnings could be output, if the field length
is insufficient for take-off, as a function of real time sensing of confi-
guration and ambient conditions.
These are examples of applications for all aviation. A potentially
more important task is related to the Navy carrier mission. By continu-
ously having available to it such a wide variety of parameters, and due
to its near instantaneous analysis capability, the microcomputer could be
programmed to recognize certain definable "extremis" situations at the
very earliest stages of their onset. Through this recognition algorithm
an "eject alert" could be generated, allowing for immediate pilot correc-
tion and/or additional time to analyse the critical eject decision. In
the familiar dark night launch, which is a time-critical situation, this
could yery easily make the difference between successful recovery/ejection
or aircraft and pilot loss.
The RECORD program of Appendix B is interrupt driven at its outer level
The loop that comprises the main body of this program simulates a calcula-
tion of the type described. This loop calls the Eject Alert procedure if
the parameters evaluated indicate that a critical situation has developed.
In the example there is little doubt that an "extremis" situation exists.
An extreme example was chosen to demonstrate that a computer can recognize
specific situations if:
1. it has sufficient status data;
2. it is programmed to recognize these input values as a set that
correspond to a critical situation.
The programmed example assumes arbitrarily that discrete data words
DP$1 and DP$2 are implemented as shown in Table IV. Based on this, a
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value of lE83h would indicate a very dire situation. The aircraft would
have fully split flaps, fully split slats, wide open speed brakes and
hung gear. Simultaneous checks of altitude through the program indicate
that the aircraft is below 100 feet and falling. This is an example of an
easily defined "extremis" situation.
The program calls the Eject Alert procedure to provide warning. The
significance is that the microcomputer can analyse the parameter each
second, detect a situation such as this, and furnish a warning long be-
fore reaching this point. Placing the routines in the main body of the pro-
gram insures that the parameters examined are at most one second old, since
the 1553 bus would give new data each second.
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IV. RESULTS AND RECOMMENDATIONS
The complete system was assembled after considerable delay in
obtaining the various component parts. Some difficulty was experienced
with the CPU coming loose from its socket on one side due to board
flexure. Consideration might be given to soldering the CPU into the
socket prior to flight testing.
Test software was designed initially to repetitively read or write
to the controller, until the controller buffer was full, then to transfer
the page to the bubble module. This program was repetitively looped
while signal checks were conducted. It was determined that the test
oscilloscope utilized was not sufficiently fast to syncronize and
display the waveforms of interest.
Test software was altered to verify operation of the 9916 First In-
First Out (FIFO) buffer, by executive a write of 17 bytes after system
initiation, followed by a read of the FIFO. This was also unsuccessful.
Consultation with Texas Instruments personnel indicated several
changes to be incorporated, as indicated in Appendix C. Additionally,
the 9916 controller performance may possibly be temperature dependent
to a greater degree than listed in its specifications. Cooling air was
supplied for future tests, but testing was not resumed in time to see
if this solved the temperature problem.
Due to changes required, testing was not completed and remains as
the final task. Subsequent work should include correction of deficiencies
listed in Appendix C, and check out of the address ROMs. The Controller
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operation should be verified independent of the MBM board. It is recom-
mended that a status polled program be utilized, as recent discussions
with TI personnel indicate that the interrupt routein from the controller
may operate in variance with the specifications (Reference [5]).
Research should continue with the MBM. It is the best medium for the
mission, and future technology growth will only accentuate this. Consi-
deration should be given to simultaneous development of an MNOS based
system utilizing the same computer, as discussed in the thesis. The
technology risk here is low; however, the storage density is also con-
siderably lower.
Finally, the interface design to a data bus which serves to deliver






In many materials there exist "domains" of magnetization. These
domains are usually randomly aligned, such that the net magnetization
(magnetic energy) of the material is near zero. In certain materials,
a large number of these domains align along some axis with their mag-
netic poles in the same direction. This is a naturally magnetic material.
In an artificially induced magnetic material the same result occurs;
however, the alignment is forced by an outside electromagnetic (H) field.
If a naturally magnetic material is placed in an H field aligned
with its principal magnetic axis, all domains will tend to align with this
field. Those domains that were aligned opposite to the field will be
reduced in size as a function of their magnetic dipole moment, their ini-
tial polar direction, and the strength of the external magnetic field
(bias). By careful selection of the magnetic substrate utilized, and
application of the proper bias, those domains in opposition to the bias
field can be caused to reduce in size until they are arbitrarily small
"bubbles" of polarized material within a "sea" of oppositely polarized
material (Reference [6]). Variation of bias field and material properties
of the substrate will determine bubble size. If the bias field is allowed
to become too strong, they will be annihilated, i.e., caused to collapse
into the "sea." If too weak, the bubbles will be too large, with resulting
propagation and storage problems.
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As a first step toward usability, the bubble must be caused to move
under control. For this purpose a combination of "tracks" is laid down
in the substrate, usually from permalloy material. An external electro-
magnetic field is applied (two periodic signals, 90° out of phase),
such that it induces a magnetic field within the plane of the substrate.
The moving force is caused by variations in flux density, due to the per-
meability of the permalloy pattern, that causes the tracks to develop
magnetic poles, resulting in the bubbles being moved along the track
in the direction determined by the external rotating field. The bubble
moves in the direction of reduced bias, at a speed proportional to the
difference between the non-uniform bias across the bubble diameter and
the coercivity (Reference [6]). The bubble movement is accomplished by
realignment of the magnetic vectors at successive locations within the
substrate.
The shape of the permalloy track elements have a distinct effect on
propagation speed and reliability. Patterns used in the past have in-
cluded a chevron, a "T" bar, and a crescent. The bubble chip used in this
thesis employs the "T" bar pattern. Current research in higher density
chips is employing an asymetrical chevron to achieve higher packing
densities and greater field rotation rates.
Three other basic functions are required to make up a useful bubble
storage device. Information must be written into the device (bubble
generation). The information must be read from the device (bubble detec-
tion) and bubbles must be deleted from the device (annihilation). Genera-
tion can be accomplished via a fine current loop which, at a specific
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point in the bubble track, can be pulsed in opposition to the static bias
field to produce a bubble. Similarly, annihilation can be accomplished
by bringing the bubble under the same loop and reversing the direction of
current flow. For data handling, the generate and annihilate functions
are usually separate. Bubble detection can be accomplished in several
ways. One is to cause the bubble to be stretched out, and then run under
a permalloy magnetorestive detector. The change in the resistance of the
detector due to the field change induced at bubble passage can be detected
and amplified as the module output. Interaction of the rotating field and
the detector is handled by putting the sense element in one leg of a
balanced bridge network, with the other legs in the rotating field but
not exposed to bubble passage.
Physical arrangement cf the permalloy tracks determine the usefulness
of the memory. All bubble positions and functions could be arranged around
a loop; however, as total storage increased, access time would go up lin-
early, just as in serial magnetic tape systems. A more practical ap-
proach for systems that require random access is to model the system
after a fixed head disc, in which information is fed to several heads
simultaneously, transferred to the disc tracks, and then the disc rotated
to the next data position. This is the model for the major/minor loop
MBM chip layout.
This design requires the additional bubble function of "transfer,"
which moves a bubble from/to the major and minor loops. This propagation
directionality is obtained by application of very carefully timed signals
to the transfer gates themselves to cause the propagation vector to move
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toward the minor loops, via specially shaped permalloy track elements,
at the instant the bubble is positioned at the gates. In all bubble
functions, element size, placement, and spacing are critical.
B. CONSTRUCTION
Solid state construction techniques very similar to that used in
the fabrication of other microelectronic components are utilized in the
construction of the bubble memory. This contributes greatly to the reli-
ability and low cost of these units. The current MBM utilized is a pro-
duction version of approximately TOOK bits. Texas Instruments expects
to market a 256K bit chip in the same package by mid-1978. Four of these
larger capacity chips will be mounted, with drive circuitry, on the same
board utilized in the current application, to yield a one megabit
storage system.
One area of concern in bubble chip reliability is bias field variation
susceptibility (Reference [11]). Element differences within the device,
as well as variations of the field strength of the bias magnets, may
cause the bias margin to be unacceptably small. In this case relatively
small increases in flux density may cause bubble annihilation, with re-
sulting data loss. On the other hand, a weaker field may cause overly
large bubbles, with attendant strip out problems. Bias field margin is
computer tested. A final test is a go/no-go check for the completed module
As the bubble chip capacity is increased by reducing the bubble size and
spacing, this will be an area to watch. Research into permalloy track
element shape is producing patterns that require less precise manufacturing
technique while yielding a wider bias margin (Reference [12]).
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Another area of possible problems arises with the major/minor loop
architecture. To obtain an acceptable yield with a chip employing ex-
tremely close manufacturing tolerances for the function elements, a
failure margin must be allowed. Keenan and Naden (Reference [14]) re-
port that for the TBM 0101 chip, up to 13 of the 157 minor loops are
allowed to be defective to obtain desired yields. The actual map of the
assembled chip is obtained in final assembly testing, with bad minor
loops noted. It then becomes the job of the bubble controller unit to
selectively skip these loops on read/write transfer operations. An
additional caution must be observed with regard to this redundancy mask
in that if not correct, and if bubbles are transferred into the bad minor
loops, recurrring problems with erroneous data may result thereafter.
D. M. Lee (Reference [6]) outlines the method of employing the mask in-
formation to gate out bad loops. He further outlines the entire controller
circuitry required for MBM control.
C. APPLICATIONS
NASA and DOD are both currently funding research into magnetic bubble
storage devices. Rockwell is building a 10^ bit space qualified recording
system for NASA (Reference [13]) employing signle loop architecture. It
is hoped to replace three mechanically oriented systems with the one bubble
system in future applications to decrease weight, improve reliability and
reduce power consumption.
Texas Instruments, under contract to the Air Force Avionics Laboratory
(AFAL),is developing second generation MBM modules in 256K-1M bits/chip
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range, utilizing the major/minor loop architecture. Specific applications
of the AFAL work are not yet indicated.
Bubble drive circuitry is passive, except during actual memory
access. Function circuitry is similarly inactive, except when actually
performing the intended function. There are no quiescent bias currents
needed in a stand-by mode. For this reason, MBM will be applied to
many applications where power consumption is a consideration. By
actively switching all bubble functions, minimal power drain may be
real ized.
Magnetic bubble memories will find application wherever the low
cose/bit and non-volatile nature are important, and wbere the relatively
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Development support for both hardware and software is available in
the Intel MDS 800 Microcomputer Develop-System. Figure 14 illustrates
the entire development system. Utilizing the In Circuit Emulator (ICE),
SBC hardware can be simulated to a great degree. The ICE is currently
incapable of simulating interrupt driven routines for the SBC, as the
interrupt controller cannot be simulated. A modification to allow simu-
lation of SBC interrupt structure is available and Intel has been contacted
to obtain it.
Due to the memory mapping of the ICOM PROM programmer board, PROM
programming within the ISIS operating system is not straight forward.
The ICOM PROM programmer is mapped into the top 16K of memory and as
such is not compatible with a system configured for more than 48K of
memory. Dip switches on the board would allow the board to be re-
addressed, but it would then be incompatible with its own monitor.
For 62K CPM, the debugged program is loaded into a user RAM area
below 48K and run. Upon exit to the monitor the top 16K RAM board is
removed with the system on, and the ICOM programmer board inserted.
The system is then rebooted on the monitor and program control trans-
ferred to the programmer (Reference [4]). For PLM-80, and other lan-
guages run under the 64K Intel System Implementation Supervisor (ISIS),
another problem arises. Due to SBC EPROM memory mapping, the SBC is mapped
in ISIS resident area, and as such must have its operating load map trans-













With the debugged program compiled, linked and located on disc, the
ICE 80 is utilized to transform the program load map into user accessible
RAM under the MDS/ICE 80 64K memory map. Care is taken not to transform
into the top 16K of memory, as this will be removed to utilize the pro-
grammer. With the transformed program loaded under ICE 80, the disc door
is opened and the system booted on the monitor. The remaining proce-
dures are the same as for CP/M,
The decision on whether to use I/O ports or to memory map the con-
troller was a difficult one. At the time the available MDS was not
configured with a general purpose I/O board, so the decision was made to
memory map the controller. Subsequently, the MDS 504 General Purpose I/O
Module has been obtained and is installed on the MDS. For the testing phase,
consideration might be given to utilizing the controller, port mapped,
due to the greater ease of signal checking. The required signal comple-
mentation of address and control busses could then be accomplished in
software also.
Programs to accomplish the recording function as well as to test
bubble module operation were developed. The essential elements of the
PROCESS PLM program of Reference [?] were rewritten in PLM-80 as the
RECORD program. The RECORD program incorporates interrupt initiation,
MBM interface, and examples of real time analysis of input parameters
to dynamically vary the compression.
The MEMORY RECORDING PROCEDURE of Reference [2] was rewritten on
the MDS and designed to record into MNOS. If this program were adapted
for the SBC port numbers, and expanded to handle a larger number of
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MNOS chips, it could provide a demonstration data recorder while the
bubble technology matures. The programs were not included, but are
available if this route is chosen.
PLM-80 bubble driver routines were originally developed on the
MDS; however, they could not be located at SBC EPROM addresses without
ICE 80. The status-polled MBM drivers were written in assembly language,
utilizing the Digital Research CP/M operating system. This allowed pro-
gramming of EPROMS for testing. This requirement was removed when the
ICE 80 was obtained, but time did not allow for program rewrite. This
program translates directly into PLM-80, and if used in further work
should be rewritten to aid documentation.
Development of the interrupt driven MBM Driver was accomplished
in assembly language as well, to facilitate register and stack operations
associated with interrupts. Translation of this program into PLM-80 is
not as direct. Utilizing the PLM Stack pointer (STACKPTR) functions,
a based variable would be utilized to store the return point stack
pointers of each routine, and appropriate stack operations would allow
movement back and forth between the "Outer Level" and the page write and
end check routines as required.
B. RECORD PROGRAM
The RECORD program is the executive program. It performs three
functions: real time analysis, parameter analysis and compression, and
call control for the BUBBLE program.
1 . Real Time Analysis
With the recording function written as an interrupt activated
procedure, the software is free to perform real time analysis of
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desired parameters as discussed in Section III. The sample calcula-
tion consisting of the IF statement in the "Outer Level" infinite loop
is an example of this.
2. Parameter Analysis and Compression
The INPUT 1 procedure is interrupt driven. It in turn calls
all other procedures with the exception of Eject Alert. Two examples
of how to dynamically vary the data compression rate are included in the
VERTG procedure and the ALTF analysis. In each case, the compression
parameter, i.e., the allowable difference between old and new values,
is adjusted dynamically as a function of data from one second ago.
3 MBM Call
After data has been analysed for changes and labeled, it is
stored in an output buffer (one byte) and control is passed to the
MBM driver.
C. BUBBLE DRIVER PROGRAM
This assembly language program is the MBM driver. It follows the
flow chart of Figures 15 and 16. Figure 15 shows the sequence (Reference
[5]) to initialize the controller at power up. Figure 16 is the single
page read/write flow chart (Reference [5]). It does not use interrupts
to control operations as it was developed from a version used for testing.
The various console calls at the input to the procedures are for the




D. INTERRUPT CONTROLLED BUBBLE TEST PROGRAM
This program was developed from an original status polled test pro-
gram to make the recording process more efficient. Translated to PLM-80
and linked to the RECORD program, it would allow the system to be used
as a monitor/recorder.
The basic flow chart is the same as that of Figura 16, with the ex-
ception that the process does not wait for the controller to finish.
Once the controller is told to write a page, the program returns di-
rectly to the "Outer Level" while the controller completes its task.
When the controller is done, the generated interrupt five causes the
program to leave the "Outer Level" and return to the End Check (ENDCK)
routine via the Return Point (RTNPT). At completion, execution once
again returns to the outer level.
The program was located in EPROM, but transferred into SBC
RAM thus allowing program alterations during operation. To facilitate
this, multiple no-op (NOP) instructions were inserted in each procedure,
which permitted patching modifications. The trace routines are similar
in both MBM programs. The program is relocated on the SBC to its 3000h
start address using the SBC monitor move (M) command prior to execution.
A read routine was incorporated into this program as well. It was
derived from the original version of the test program, and as such is not
interrupt controlled. This program is the main test program. In the
testing mode, keyboard control of read/write operation is available and
selection of the number of pages read/written is accomplished via pro-
gram modification.
Tables V and VI are the memory maps of the SBC and MDS utilized.
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/ * KtiLUnD f"r^uU\Ah */
/* iiMi-'Ul uAiH lb hLACfc-b liM rti^J liNii-lJi buhriihCuh lo c:^ b T 'i Cb ( 1 kh ) )
biM/\ili\b Ai ob.bCh> UilLl;Cli\b ihL huiM 1 1 UK Hisib blLLiMi Hi.'^*
inlb 5ii'iULAlt.b ihL hlL bib l:iDoH li\ i c.^<>^ ALL buhhch. i\u
A:jL.ii Ut-uubc. KUu'i Inc. lb UilLI^£.u Ab iht. I'.uiNJliUn hAiNbLLb
1 HM i . Ui^^LL Iht. bA i A lb IiM aAI'i iHL hnuLKAi^i lb LAcCuit-b*
LAbh i llMC Aivi IiN I bKnUh 1 6 lb bLi\c;\Alh.b ii blhuLAlLb ihc
IbDJ livicKrAbL li\i LKnUh 1 liN L v.lih A huLL buhhtn Ur i\cU liMj-Ul
iiNjr UAl'iA i iOiV • Ihlb lb i-KUbcbbCb AlNb LUis<lAUL nt-iUAi^Lb '1 U iHL




IJCLLAAt. bL.i_ LlibAALLt 'UlOLAac'^ L I'i LilLnALLY 'LiibAALLY';
uLL if\Uc. Lll 'UrhHS cALbc Lll 'US h^JALvL^ L 11 'v.HlLb IauL";
bCL ( Lihl ik:>Lll'il i ^> LIiMii fajLli-iI i 7 ) ' bY 1 L;
UbL ( J> i"! liN<r Lm b^ bcbi* Lm b) btit,;
bUL ( K 1 > uLbi^i 1 1^ J INC. V.iN iiN J ivc. v.bLb ) AbbAcbbi
bUL ( aL i Lj ALi h * KbAb^ nLAb J bhbl > bhbii> V b) AbbKLbbJ
bbb li^*f"U i bbAbL AbbAHbb Al ( 3t.bCh ) J /* ll\hui bUhhbA A'l 30l6;Uh */
bbL <ii\ruit3urr bAbCb li^hu i i bMbc ) (£:A) AbbAZibbi
bbL biALL DYic bAiA(lbk))J
bbb bubbLc AbbAcbb Mi (Ibbbrl);
bLL bMiiA btih. Ml (br^bM)J
bbbrLAblbtiCMiCjrtoln);
bLL bulb Li'i 'tibh'; /* biMb ur liMicKAb^l bui\i'iAiMb */
bbL liNJ I :d Vcbi UA AbbAt-bb Ml (jrron);
bbL liNJibVLbiUA MbbAcbb Ai (bft'':/tt)j
bbL Ibbr Lll 'uumm'J /* lis, i LAAUh" i
bbL bLoVk Lli 'l<ib'j bt.i:.M> i AbObLb Lll
bui'ii'iAlNib hUKi AbbAiLbb */
'It-bort'j cAbibbliNih, Lli *1
/ V r'AbbAAl'^j TAUbLbUACb */
L Ui\ vLa 1 :
1-AUbt.bUAC CVMLUt.) AbbKt-bbJ /* AcVbKbLb ttlL UAbcK iU Abbui^iUbA i L
iHtL bb'Cib */
bbL VALUL AbbAt-bb;
Kiii UAlNi bHLC VALut.^ 6 ) + h 1 bh ( 'v ALUL ) J
ci^b buisi vt.A i J
ivcA i hAAAi'i
:
h-KubbbuAc. AbbALbbi /* hblbhcb int. i^cA l hAAAhbl La rKUi~^i '1 Mb bUhrCA »/
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rifc.h= I i^jPU'i bUh i- ( J) J
J = J+1 i




UATl A = h I bH( CUtM'vEnT (NEWiNli'vi ) ) ; /* LMoiiL Ii^< V I b I bLE ( ) >
Unl 'i L 'i U h I )• U ^/
CALL bubbLEJ






bAnA = HI bh(CUi\^Eh'i (iMEUi5EC+ 1 00t:Jh) ) ; /* Abb LAbEL(l) */
Call bubbLc;




bA'i 1 A =hi brt( CUiMVErtT ( ITEh + briL(buUbLE(i\Ai''iE) J 1 ;^) ) ) J /* Abb LAbEL
IN HICh Or\bEr; I / 'a bY 1 E */
CALL oUbbLEJ





hnuCEbUnc ( uLb^ Ihnt-bh^^jAi'it. ) AbbKcb^i
bCL ( uLb^iNicl-.j ul r F ) AUbKEbbJ
uCLC 'i hl\t,bHjiMAi~'iE ) bYlEJ
NEl". = iNcAl HAhAi^iJ
IF NlU > OLb '1 Hc.i\ b I h i" =iMt. ^.-uLb;
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c,LbE DI r F =uLL)-i\iH:1/.;




ULL I'xAi-'it. dYI t.}
Ir((\/G>3) OK (iJFi2 MisU 0fc't;bH))
iHLi'J LInn2 = kJj /* ^Ii\K nA'i t ChLCK. Cui>'iPnt,:::i> I UlM r Ar^Ai-iLl En
AbJUblLD I h A UArv/\It.JA Uh r LLr LAiNblNb */
cLic LIi''irik=l; /* bt.i'AuL'i VALut, */
V b=ALbu( V bj Lll'i I'l ii^i^Al'iC ) J
ht,TUKi\;
c.iv(b VEaI bJ
t JLC'l iALcK i :
PrxUbtbUriLJ
/* iHlb bUi-a^iY pKUC£bUnL V.UULb hUKlMlbH LJLC'l V.Ar^NIiMb I im 'ihfc, FUKi-i
uh A LibJ-llj AUkAL lui^h.^ UA ulriLrv bLblnt-b FuKIn. Ai'-J ALIck-
iNAilVt. UoULu bt. AC 1 UAL Aui ui'iA'l I C EJLb'iIuiN. */
KLl Uhi'>J J
ci'^b tLjcCl i>ALt.A'i ;
INPU i 1 :
PKUbLbUKL INlcKKUPl bi
LNAbLc; /* LiNiAbLL IiNj'i lKkuPT b V.I'ihliM pKUCLbUhE */
/* bCALL ur ALL li^PU'ib lb l:\j IE. 'eiFf-ri' f-Uk VLLUCIl Y ( KCAb
)
= ci50K'lb. ALlb bULb Ii^J •^0k;kJ hi blLPb. */
J = k)} /^ KLbcl CUUi^'icRb */
iNiL V.MllN = lN.c,Al PAKAi'-l J








ALi C =ALbu(ALl C^ ti^ 3 ) ;
/* AbJublMLiNl Uh FIi\t. ALlIlULL CO(«.PRLbb I Ui\ PAhAhE'lLR ACCUr>bIhG lU
LAbl AL'lIlUbL> AlrtbHc-Lb* bLAk PUblTlUiN. ^/
^I^(((AL1F < lei(d(d) JK (KCAb < (b'iALL + b)))
UK ((brijl AiNib liU'/fcH) < kjbVkih))
'i i-iLi^ LIM I'l 'q= 1 1^;
L ELbL Linri^=lt;y;
ALi h =ALbU ( AL i r j Lli'i II 4> ^ ) J
CALL vLkI b( b)
J
KCHi3 = AL bO(i\CAbjLI^jl'i Cj o);
HEAD = ALbO(HEAb^LIi^ri 7,7);
CALL Vcrt'l b(b ) ;
Uf^i. 1 =ALbU( LPS 1 * t) J V ) ;
ljr:ik; = ALbu(ijrbiij!j, IC);
CALL VEni'i b( 1 1 );
UlbAbLE; /* blbAtLE IiNj'l t.A/\bf-'I b Hr;UUi\b CALL^ lU IiMTc/\hUPl
CuiNil f\ULLEK */
UUl t-uT ( I CCH ) = EuiC; /* bUlPU'i TriE EimL ur I.^ri EkkUPI */
t-iNiAbLc; /* Kc-EiMAbLE I N'i cakuI-'i ::i */
r<;t.'iUKi\;
LiNL) iisiru i 1 ;
b'l ACKh i ^ = 31* ol6'h; / * IiN II I ALIZ.L Pr.ubf\Al^i b'lACK huIiNiTEn */
Llhli ii, Lli^il'i -4, Lli-i i 1 Oj Lii-i li 7 = (6; /* li^ I'l I ALI ^c L I I'l li VALuLb */
Jji'iIi'^hLAb* bcCe LAb=0; /^ Ii\ I'l IALI<lE t-LAbii Ai^u CuUiMTt.K3 */
Kl J ULUV'I Ii\ = kj;
AL'l C, ALI h , KCA;^, HEAD, uPi) 1 >uPi.2^ V b=C; /* IimI'IIaLI^E VAKIadLES */
f LAbl =hHLbE; /* 3cl UP lix. i '1 1 AL I Za'i I Ui\ f-LAb fOK bUbtuLc CUi^'l kULLEk */
bu FOKEVER;
lisi'i bVECTCr; = ( . IlMpUl 1 ) ; /^3ET UP KAM iNlEHhUPl VECIOR 10 CAUbE
IlMlEnhuPT 6 lU vEC'iUk lu INPUT 1 PkUCEDUkE . */
63

li-CCALlC < LuV.l) An/j (ALlr < LuUi) Al\D (Vb > h Ab'i Sb Ik\K
)
Ai\b (KCAb < bLUW) ut\ (LPiii AiNjU ijti£h'S1 nOubLt, ) ) )
iHLi'-J CALL LJLUl SaLckI ;
iNlii /* LUUP> I^.AIIliMb h UK INTLkhUP'iS. IHIS LuUP IS THE 'OUTER LEVEL'
Ai\Y iMUi'ibLK Ui* SAhElY Uh hLIUHl KuuTIimES CUULD bE ACTIVE IiN
THIS AhEA^ RUi\iMIi\G UNlIL IlMlERhUFTED> AtslD THEN RESUMED.
UiML EAAhPLE IS liMCLUuEb Uh A hAChU ChcCK r UK Ai^ EA'iREi^.E




bUbbLE bhiy/Ek HRubKAh-S'iAlUb PuLLED
Uhb k)Cfc;fc)H JblAK'i PriUGnAh UiN^ ^IH EPhUh CHIP
ilKACE KUUlIiNfE hAP: * = bUbbLii.. 2= Ii\ 1 'l lAL I ^E .
;3 = bUbY CHECK. ^ = PAtEU,KnE. b=ci^U CHECK.
;^=LU bt'Ic CHECK. A=ZEriU PACt..
ii^.Ali^J n.UU'l liNiE i^'iUiiT IiMl'ilALIZE If- LAG lU ^EKO
JOPUiN PhUGr.Ai»i KEblArcl. AbU 1 1 I Ui\ALLY > IiNiPU'i
iDUbbLr, DATA hUijl BE PA;ii>Eb VIA nEi'-iUhY INIO
JLQCATlUiN UhbUrt'. b'jACK HUIi'^TEk IiM 1 EimI I Ui\AL Y
JiNUl li^J I 'i I ALl £Eu . 'inACc- r\UUlli\cb h Ur; iJEbUC.
VhbLb Euu OhCWH
LijPbf\CLU t,t;jU fc}FfF0H





P L Ct\ 1 L u ci^U C h )• K bh
PbCiv'lHl Cb/b bf"hf'/fl
















JLuAD PACE SELECl KEblb'IEh^ Lb BYTE
;LbAb pHbE bELECl KEblSlEh^ HI bYT'E
JkEaL CCi^IkuL bui'ii'-iAi^Jub {"kbi^i UM'iA bbb^
JhEAb bAlA oY'iE F Kbh CbisilnuLLEK F I h U
iVvhllE bAlA bYlE lb CuiNlKuLLEh FIFb
J/\EAU b'iAIbb n^cblilEK
;KEAb/ ^.nll E iNjbhbEh bF PACEb Fun i-ibLil
ipACE 1 nAi\isF t.nb> Lu bYiE
;bAi'it, Fun HI btlE
JLUAb Lb v. BYlE^ hli-^bR LouP bl^ECIiNiI'l-
J lALI^Al IbiM UivLY )
ibAi'.E F bn HI BY'lc
iPAbE Hubl'iluiNi bubi\lEh Luw bYlE. bSEb
J 1 u bHbi/. bbPnEiM'i PACE A'l TnANbFEn
iCA'iH IiM IHE DbbbLE
;bAhE FOP HI b^'lE
JLuAb PmCc bl^E PicCIbTEh
J ( liNill lALI^lA 1 luiN bi\LY)
3 ht.HU Cunntii^l f\Ebbi\bAisiCY i'lAPj
; IiNiCKEi'iEi\l PuIiNilch
ihEAb KEbbiMbANCY hAP AbbKESb
JINI1IALI21E THE COiNJlkOLLEh
iPEAb PAGE^bIi\bLE PACE (>iObE
jUkilE PACEj bliNCLE PACE ribbE
iSET b IN CLE HACE hbbE
JbEl hbLlI-PACE i'^iubE
JbEl I'tLbl C'lUbE
i^Ui- i V.t\hE. KEbEl
JbE'i Cbw'lnbLLEh IiN'lEkkbP'I hAbK













(•1 U V Aj U
Ul'iA
huV i'l J A
iUulMiiULL Ii\ CALL ADIjhLisb
iULi- ii^JL bUbY CHECK bYlii
JlNjUhbt.f\ Uh PUblllUisjb UN i^iIMUK LOUH
;PACL iilLiL IN bYTES
JlNIlIALI^fc. 11- hub
iLuAb UP bEbl^LD PAbcl NUfibiih
i
JLOAD up CUhhANLi
ilNVbhl LAlA r UK bUbb
JUU'IPU'I Lu bYlii. Uf PAGE
ilNVEKl DAIA FUR bUbii
JUUiPUl hi bYlE CUhlMAiMb
i-i V I C J • * •
CALL CO
Call bUbYChK
LXI Hj UntsUf !•
["•i U V A ^ f'i
LAI H>UKbYTE
CmA










hVl A J UrtPb
Ci"^iA
i*i U V 1^1 ^ A
CALL bU:iYChK
h V I C > ' D '
CALL CO'
LnLb PAbENUi^i
ibE'i Up PAIH InACE
JUUlPU'I inACE
ibt-c I h CUNlhuLLER buNE
}
JhElCh iNPU'i bAlA FuP bubbLE F I f-
u
JbET UP khITE COMhANb
;IN\/ER1 UATA FuR bUSS
iUftllE bA 1 A bYlt. i u ^IFU
;i;El UP bYlE CUUN'l iNCREhENl
J INCnEi^iENl bYlE CuUn'I ( INb I mECI )
i
i
;IF bYTEb URIITEN = PA be
;6IZE> WrtlTE PACE
JkEIURN hAVINb V.RrnEN bA'lA 10 FIFU
Jbc-l UP PA'lH TRACE
JbEE IF CUNIRULLER bUbY
iliMVEK'l bAlA ruh bUbii
iUU'iPUl PACE v^KllE CUi'ihANb 10
i CUNl KULLER
i CHECK FuR bUNE
i
;uUlPUT IRACE
;LuAb AbbRESS uF PACE NUhbER
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M V I A * W










h u V i^i ^ A
;hEbTUR£ iNCKLhiENlED PAGE l^(U^ibER
ihu'i liNCKEt'iEt-^ i EL PALE iNjUhbt.h liM L/E
; CHECK rUK Ei\L Or f'lEMORY
ihl bYTE li\1U ACCLh
J CHECK li- HI bYlE Uh PAGE iNUhbEh =
;H1 bYlE Uh nliMUK LUOP bl^E
Jlh HI bt'it.b ELUAL^ CHECK LU bY'iEb
;LUmL bY'IE CUUN'l LuCAlIUiM Ii\'iU THE
JH/L At-GlblEK
i
jKEbE'i THE bY'iE CULiNi'i '1 U <iEKU
ibEl UP 'iU LOAD PAGE bELECT KEGlb'lEA
;LuAD ACCui\ rnUh ADijnEbb In L/E
JLUAL h/L V.I'iH LuAL page nEGIS'iEn LO
JCUhhAiML ALDr^Ebb
JliMVEr.1 LAlA J* Uf\ bUbb
JUU'lPu'i Lu cY'iE lu PAGc bcLECT nEG
J SET UP Hi bYlE CUhMAiNiL
J INCkE^EinjI hUK HI bYlE
jLuAD IiM HI tY'lE
iliNiVchl uaTA f UH bUbb
;UulPUl HI dYIE lu r-AGE bELECT rcEG
LUCHK: MVI C> '9 '
Call Cu JUUlPul '1 kaCE
M U V A j» L
Ci'iP c
CZ <ii:.nUPb
i CHECK LU fcYTES
;ht,bc.i Page 'i u ^iEau
;Ir Ai Ei^u ur bubbLECLUuP ht.i*iUf\Y )






A > fej kJ
I'J U V 1*1 ^ A
Ii\X M
[\ U V t'l J A
;LuAU H/L 'aIIm AuLir^Lb^s Uh pALc isiUf-ibcK
; ^EkU ACCUMULAl Uni







JCHECK Ir Ii\Ii lALIZcb ALnEAUY
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1^1 UV A> C
LAI hj LUM Ii\5Z.LU
tJl^iA




1^1 UV h J A
h\/I f\j «LbL'i
LAI h^ Coin 'I Cui-i
Ci'iA
i-iU^ i^i* H
MVI A^ liNJl'i lAL
GhM
hUV h > A
LAI hj IhLAb
I'l V I A^U 1
huV hj f\
LAI ri^ toYi cCiNl
h\/I Mj UW
t'l U ^ i*i* A
LAI h^i-ACLiNiUi^i
i^-iU V ^1^ A
Ii^A H




;LUAb H/L ^.UH LUAU i-AbL bIZL KLG
iCU("ihA(Nb
;IiN(\/LK'l LAI A f-Uh bUbb
iLOAD PALL bl<il£ Il\'iu PACE bl-dE hEC
iLU bY'IEj hliNUn LUUP bl^lE^ IiN'iU ACCUi-i
iLUAL H/L Ul'ih LuAu MiNUn LUUp bl^L
jLU(a CUhhAiNL ALLrtEbb
ilNVEK'i DAI A rUK bubb
;PUl i'lIiMUn bI::E LO bYlE liN hli\uh LuUP
;LUUP blLc KECIblER
ibt.1 UP rtl bY'lE
J
; IiW/Enl UAiA hun bubii
JLuAL i'ilNUn LuuP bIZEj HI bYTE
; SET UP KEbE'i Cuhi'iAi\L
JLUAL ri/L Urih CunIKuL CUMi'iAinL
; liWEx^'l LAI A r Uh bUbS
iACI IVAIE KEbEl
ibEl up INITIALIZE CIhi«iA.^D
; IiWEkT LA'IA huh bUbb
JACIIVAIE IiMllIALIZE
JLUAL H/L l/«riH If-LAC ALLhEbb
J
il:iLl ULAG = 1
JLUAli H/L I'.IIH ALuKEbb Ur bT 1 E CuUiM'l
i
;Lt.KU bYlE CUUMI
JLUAL H/L i-vIlH AoUrsEbb UF PACE NUi^bEK







h U V f\j^i
Ci-iA
LAI H^bTATbV
rt U 'v i"-! J A
JbET up bUbY CHECK bYTE
JbET UP bTATUb HEAD AuLPEbb
JkEAL bTATUb
JCUhPLIhENT MCCui'iULATUh DUE TO PEVEKbE
JDATA LIiNE LuGIC LEVEL






JhAbK ALL bUl bUSY bIT









i V.aI 'i L bUi" J" Ln
J Ii\i'i lAHZAl iUi\ FLAC
JbYlEb CUkKEMLY hcAb/ lA.hli 'i Li^J
;iMUMb£.r; Oh PACLb CunnclMLY hh.Ab
i Wh 1 'i 7 LiNi .





bUbbLc iLb'i h'hUGnAh-IiNilchKUh'i COi^i KULLLD
un(j 3k;0e)h ;1hlb J-f\uGhAM> IHhUUGH I iNJI EKkUF'1 LKIViiiM
ikUUl Ii\E.ii> UlILI^Lis IhL huU£K Uh Iht bUEBLL CUi\-
JlhULLLn lU UVLhCuMh. bUbbLL ACCLbb lli^iL. CUM-
ilKuL PAbbbb lu Ihc. uUlEk PhubKAh LE.VLL UUnIi\G
ibubbLc ACCh.bi)ii.b lU niLl UrI\ Ihib 'LUbl ' llnL
;lu 'iJ-i£, hAIi\ Lii\c. AUUlIiMt.. FhUthAM lb Uj\b£.D





















li^I'i lAL EbU 1
KbHb t-bU 'd
v.kP b Lbu -a
bbLh-bhb jLLjU 8
hbLi-U'iu LuU 1 0H
iLbii'/b h.bu kkin
nt.3h.'i Luu ^WH
;LUAb PAbc. bELEC'i KtblblEK^ LU bYlE
;LUAb rAb£ bcLLbl n;Lblblt,f<^ hi bY'ic:
;KcAb bOiMTrtuL bUl•/^lAl\bb hhOh bATA bUbb
JhLAU bAlA bY'lL i- hOh bUbbLL
JtvKllt: bA'lA bYlh. 1 U bUbbLL
Jht-AU blA'ibb nLblb'lLK
;Ki.Ab/UhIlc. iNUf-ibt-h U f" b puk I'ibLi I - FA bK
JPAbt. i KAi^br iihb^ Lu dY'Ic
JbAhL hUn hi bYiL
JLuAb LuW bYi£> i^iIiNUk LUUP bIZL
J ( IlNil"! lALl/iAl IUi\ UIMLY )
ibAhh. PUrN hi bYlL
JHAbE PublilUl^J bUUlNlLKj LU^j bYTL. UbEb
;TU bhuU bUhhtNl PAbL Al ihAiMbi-t.h bA 1 L
; IiN 'IhE BUbbLL
J iiAML run hi bYlL
JLuAb PAbb blZ-b KLblblLR
jJxLAb bUKKLiM'i KEbUi^bLiNlGY i'iMp>
J IiNiChLh£i\l PUliNlEk
;HEAb hEbUMbENCY hAP Abbf^Ebb
; Ii\ri IALIZ.E 'IhE LuiMlKULLEP
JnEAu PAbE^bli^bLE hAbc I'lUbE
jUrhl'lE PAbEj bliNbLL PAbiL l^iUbL
;bcl bliMbLE PAbE MUbE
;bL'l huLlI-PAbE f'iULE
; b E 'I Y t, b 'i M U u E
; buM l/.MnL KEbEl
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1 1^ i i"/ b K t. W U C>i6h ib't-'i Coi\lKuLLh.i\ IMlLKhUhl hAbK
hUlNiriUk LuU fcbH
CI cbiU iol't^H
ru Li^U 1 bh
ICCi-' L(iiU tJLiMH
IC^^1 tbU 1 6H
IhAijK Luu Id
ibE.'l hOiMlUh CALL AbbKLiib
;CuNbULc. UUl CALL AbbKLbb
JCUiNibuLL IN CALL AijLnLbii
inLALLh IN CALL AbUKtbij
Jh-LNCH uu'ih-u'l CALL ALLhLbb
; IN'i LhKUP'i CUi'^ii^iANb PU/\'i
i IN'i L/\/\U>^'i hAbK huhi
;LLFliNL IMLnKUhl IN 1 1 I AL I /iA'i I UN
; In 1 L^;nUhi ^lAbK
; LND-Ur - IN i Lr^nUhi Cuht\MiMU 'Aunb
bUbY ecu IWH iULrlNL tUblr LHLCK b t 'i L
i'llNLrbl^ t-UL. b^^ 1 U

















JCuNbULL IiMhul run CAh k
;bLt. I h n iNJ^ui Il^ihLYIi^L hLAb
Jit* buj bU lO ncHb KUU'llNt,. bLbt, t.N'lc.K
JbliSuLAiLb 'UUlLn LEVLL V bL>i\ ACCcbb lu I N 'i
-
Jt.nKUh'l bnlVt-N V.K I "i L f\UuiIiNic..
Luuh: LAI h^bubbLL
bhLb br t- ^h
LA I h^rtiNhi
bnLb 3h J" :dh
t-i v/ i C > • L *
CALL CO
NUi^
;bLl UH LUU/- 'i UAIl run
J MLLu^. liN b li^i-U i
ihUblJ-Y ii^ 1 c/\rtUi^ i t VcClUr;
;bc.'i ur IiM 1 LnnUi-'i b vLClort
J U,f\I i L IN'IU KA^i
i
JuUlhul LuuH 'IKACL
I N i b b L h U h ii.
list {\f\i'i
Jhh- LUuH JLuul- fuhbVbK. Ii^'i t UIlL IakL Ub lo
JbUbbLL. HCAt-Ab ACCE.bbE.b VIA Kb'YbuAAb
bubbLL: CmlL bAVc-
Nui-
JbA^fc. i^iAIiM h-KUCKAi^i blAiub

CALL IiMll ; ii^ri iHLi^it. ih hLb
LhLD PAGLi\UM
AChb
La! h^ Lui^ Uk L.LU
C«IU\/ A>C
U^iA
f«i (J V i^i * A
INA h
[^1 U V A ^ U
Ci'iA
^l u 'v/ h * A
;L0AD Uh bEblKtU PACE
>LUAD UP UUhi\i\b
i
;IW\/LKl huh LATA bUbb
JUU'lPUl LU tiYlt. Uh PAbL
J Ii\Ui\LhLi\1 Cuht'fAiNb
jbAiyt.
JuuiPu'i HI btlE. Cui^^lAl\b
(-1 V I U ^ ' * '
UALL CU
UALL Ul
LA I h^ UncUf i*
^l U V C'l * A
^l u V u ^ A
UALL UU
iUUJPUi J KACh.
ili^rui bA 1 A hnui'i UUi^^juLL
;bc.l up b i UKL
; i i unt. li\pu'i UA J A li\ bUhhLn





J bcL I h CUi\l nLULLch bUisL
;i^iU^L IiMpUi bA i A bACK Ii\'iU AUUU^iuLAiuh
La I h J Wn b Y i c
UhA
l^ U V l''! J A
LAI h> bT'l LCiM'i














ibt-i UP V.f\llL Cui^i'iAlNU
JllN'vEhl run bAlA bUbb
JUkIIL bAlA bT'ib 'iU f I h
ibci UP bYlE CUUfNi'i IiNCKLhEiNl
J IiNCKEiNLiNl b'TlE CUUN i ( I.Nbl KLCl )
}lh bYlc.:i UKIllEiM = PACE
ibl^lE^ ^.r\IiE PACL
i
J'ihACE huh hElUhiN hhui"^i PACE ^.^IlE
iUlbAoLE Ii\'i Ehr^UP 1 b AKUuiNb ttk:39
; CUhCiAiNbb
i
iUUlPU'l Ei\b Uh IiNlchhU^I t
JnE-EiNAfaLE THEM
jKEb'lUKE I'lAliN PKUCnAh blAlUb
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ht.i ;Kt.'luhi\ i•KO^l iNlh-hhUPl







LAI h* L,Ui\ 1 UUM
hVI H > I IM i I'l i) K
LWA
t'l U V h>A





iUi^iXAbK CUN'lhULLLn IiM'iLhhUhl lu MLLUl^-
ili^VLK'i huh bAlA bUbb
; - liMl EfvKUrl b 1 U bt. UUirUl '1 U ChU
J
;Ii-4\/C.hi r Ur\ DA'iA buiib
;hAbL WKrit. COMf'iArML) lu CUi^'inULLEh
;KLiUhiN iO UUibk LLVLL PnUbhAt-i i^^lILt
; LUiNl hULLLh ii^UAKb.
Call bAvL









I IN) A H
bHLU PACLNUM
La I H>^H LciNiUh
f*( U V L J I'l
llSK L
t'l U V U J ('i
LAI h*hIi\Lh-bI^:




f'l S/ 1 A >
1*1 U V (*i J A
LA I U^PAbH^iOi^i
;5AVL hAllN ^-huChM^l biA'lUb OiM iit-CuNu
JLlNinY> WHILL CUhrLLlIiMC bUbbLL CYCLL.




JIiWLaI huh UA'i A bUisb
i t\h.bE.l IN'I Lt\hLi'f I hA^iK
iLUAU AbUKLbb Uh rAUL lNiUl--ibLK
J INCnc,h£Nl PAb£ iMUf'ibt.h
JKLbiUKE IlNiCKL^iLNl LD PAGL NU^bElh
JPU'i hi bYiL U'f PAGL i\Ui^ibfc.h
J Ii\CrtLhLi\ 1 ALbMbbb
;lu bYlL Ii\ D
1 1^ n £. b £
;hl bY'i£ IlMlu ACCUiV,
;Ch£CK h UK hi bYlL UJ* PAb£ iNuhbLK = hi
;t3YiL UP hllMun LUUP bl^L
Sir hi bYlbb bUuAL^ ChLCK LU bY'i£b
iLuAu bYic CuUi^^l b'iunAbL LUCAllUiM IimIu
ilhc. h/L
i
;h£b£'i 'ihL brl£ CUUNl lu ^£ku












t'l u V M > A
UALL nLbiUhL
t\t. i
1^1 V I C > ' ^ '
CALL Uu'
;LUAL» ACCUh hKui"-i AbbKLbi I i\i D/E
;LuAb h/L iAl'lh LuAb hAtt. nLblblLK LU
;CuhhAiNb AbbKEbis
;liN('^Lhl huh bA'lA buiib
iUUlPul PAtc lu PAGE bELEUl hEblb'iEn
;(LU faYlE)
; liMChEhEwl l-Uh HI bY'iE
JLuAb IiM Hi bYlL
JliNiVEK'l ^UA bAiA bubb
iUUlHUl HAbE 1 U PAGE bELEC'l KEGIblEK
i (HI bYlL)
JrtEblUKC ('.AIiN J-rcuGnAt'i blAlUb
JOUlPUl 'IKAUE
^tihOPb:










; CHECK LO bY'iEb
iKcbEi rAGt. lu ^LkO





h V I A J W 1^
i*i U V 1^1 > A
Il^A H
i«i U V 1^1 * A
iLuAb H/L l^IlH AbbhEbb 01" PAGE iNUMbnh
iEEriU ACCuMuLA'lOK
J <lEnu Hi bYlEj PAGL I'^ui'-ibcK
; Ii^CKEi'-.cN 1
;^iEku lu bY'iE
kEI ;f\ElUAi\ 1 u LuuP hEi-iUKY








ib'cL If iNiEEb 'i U Ii\ I 1 I ALl <Ln.
ibEE li- bLl











fiUV 1*1 J A
1^1 UV A^ b
IlN^A h
Li\f\
hu V h> A
h^l Hjt\Lbt.'i
La I h> UUIM 1 LUl-i
Ci^iA
hUV l"*! > H










^luV i-i > A
I INA h












iLuAb h/L WIIH LuAL PAtc bl^lL PbLlb-
i'iLk GuMhANU
; IiW/En'i f«uK bA'lA bUisb
JLUAb PAbL blLh. iNiU PAbE. blZL f\£G
JhOVE hlivuh LuUP SI^E LO BYTE 10 ACCLi\
;LuAb H/L UIlH LuAb ^lIl\.Uh LUUP bl-ih. Lu
JCUhhAi\b AbbKLiib
; IiWLKl huh bAlA bUbb
JLUAb hiNUn LUUi-' 5I^£. Lu bY'iL IiNiTO
ii'iIlMUA LuuP blz-n. Abbib'iCr.
ibb'l up hi oY'ifc.
hi b Y i L
Lui-ihAiSb
;Iiv\/h.K'i huh bA'iA bubb
iLuAb hIi\UK LUUp i)I^L>
ibL'i Up KLi)cl Cul^ii^AlMb
JLuAb h/L V.nh uui\iAUL
;li^JVLki hUK bAIA bub:^
JAClI'VAiii ALbLl
ibL'i UP Ii^Jll iMLl^t. Llhi'.AiMb
iliWLKi h un. bAlA bubb
JAC'I I VAIL Ii\ri lALI^L
JLoAb h/L wiih IrLAL AbbKbbb
i
JbLl IhLAb = 1
;LuAb h/L wilh Abbhbbii ui" bYlt. CuuiNl
i
icE.hO bY'ic COUi\l
;LUAb h/L t>a'ih ADbr\L::)b or PAbL iNbhbLh
J^CKU Lu bYthj PAbb iNUl-ibcK
J




;i.A\/L AbbuhULAluh AiMb blA'iUb hLAbis
ihbii'iUhL ACbUi*iULAiUK AiMb blA'iUb rLAbb
iribiiiuht. b/b
JKLblunb b/b
; nbb'i unL H/L









ibtl UP tiUbY ChLCK bYlE
;bL'i UP b'lAiUb kLAlj AbDHLiib
;Kt.AD ii'iAlUb
iCuhPLIf.ENl bAlA 'iU ACCUUiM'i FUk
JhhlVLhbE LUbiC LAlA Lli^t-b
ihAbK ALL bul bUbY bll
;ChLCK h UK bUbY
;luuP Ih faUbY
JLLbL KL'lUhlN










li\n lALI^L II- KUlJ
INVEhl huK bA'lA fcubb
UUlPUl kLAL PACt CUMi^iAiNiLi. A PACE. UF
bUbbLc bAlA I-.ILL NUV. bL hLAb Ii\~iU IhE.
FlhU UiNibLh CUNlKUL Uh IHL CUiNilKULLiiK
UAIT 1 ILL bUi\L





;lKAi\iiFEk Ii\ A bYlE FhuM 'IHL FIFU
i IlWLrtl llMCUhliN C bAlA
JAiiCII EiNCUL/E Fuh bli>l-LAY









J IiNCEhLivil bYlE CuUimTEK
i
; CHECK lU 5EE IF ALL OF h I h u lKAi\b-
J F LKnEb
;lr i\Ui bUi\Ej LUUP
ilF bOiME^ liMCKEhEiSiT Ai\b '6E.hU
;LUuP UlMIL ENbCK CAUbcb HAL'i






; I INITIAL I ZAl I UN fLAG
;DYlEb CuKkEimILY KcAb/ ViKi 1 i EiN
JNU^ibEn Uh PAGEb CUKKEl\'iLY f\EAb Uk















It. BIT DISCRETE PARAMETER 1
Pilot inputs
EXAMPLE: DP$1 - 0000110000111111 - 0C3Fh is a current pilot
input of geardoun-i full flaps and slatesi hook down-i no





















same OO^up OaO-all up
up 001' right down









EXAMPLE: DP^E ' OOOllllOlOOODQll - lEa3h is a current
aircraft state in which the engine nozzle is full closedi
hook is up-i speed brake is fully extendedi the left slat
is full downi the right slat is 1/3 downi all gear indi-


















































DATA RECORDER MEMORY MAP
NOTE: Includes ICOM PROM programmer board with resident monitor, and
controller memory usage.
0000-06AE EPROM system 80/20-4 monitor (chips 0,1)
06AF-07FF Remaining usable EPROM (chip 1)
0800-OBFF Usable EPROM (chip 2)
OCOO-OFFF Usable EPROM (chip 3)
1 000-1 FFF Not implemented; may be utilized to double low EPROM
memory by switching to Intel 2716 (ZKXB) EPROMS in
the first four sockets with appropriate adjustments
(Reference [3], pp. 2-15).
2000-2FFF Not implemented
3000-3CTF User RAM
3C20-3015 User RAM: also used by ICOM PROM programmer monitor
when control passed to programmer.
3D16-3F80 User RAM. Stack must start at 3F80 (push down).
3F81-3FFF SBC 80/20-4 monitor reserved RAM.
4000-BFFF Not implemented
COOO-DBFF 7K BYTES of EPROM (2708) memory on ICOM PROM programmer
board, available for program use.
80

DCOO-DFFF Programmer Monitor. If this last IK is needed, the
programmer monitor may be removed and another EPROM
put in its place.
COOO-EFFF Not implemented.





MDS MEMORY MAP UNDER ICE/80
0000-0023 ISIS interrupts (0-2) ICE80 interrupts
0024-0031 ICE80 interrupt (3)
0032-0063 User interrupts (4-7)
0064-2FFF ISIS resident area
3000-5FFF Ice 80 resident area
6000-F6BF User RAM, Note: User symbol table in the top of
user RAM
FGC0-F7FF 318 locations for ICE 80 variables
F800-FFFF MDS monitor (64K contiguous RAM)
Based on this map, the only MDS memory available to






Pertinent construction details not found in listed references
follow. Wiring diagrams for all cabling and special circuitry are
included. Component placement on the prototype board is indicated.
Specific hardware related problems unsolved at this time are reviewed.
B. MICROCOMPUTER
The system 80/20 was utilized essentially as shipped. The following
changes were incorporated to facilitate MBM module interface.
1 . Fail Safe Timer
The Fail Safe Timer input to the Ready Circuit was disabled by
removal of the jumper between taps 137-138. The function of the Fail
Safe: Timer is to supply, in default, the acknowledgement signal when
an off board memory access is made, to prevent CPU hang-ups due to soft-
ware error. The timer will furnish this signal, if no other device
does, after 10ms of wait time. The controller utilizes its ready out-
put to control this circuit. The ready signal is output high to the
interface board, to a 4.7K pull up resistor tied to ±5V. This is then
inverted and tied to the Transfer In (SBC Pl/23) line to the master bus
controller, furnishing a continuous acknowledge signal. If the con-
troller requires additional time, it pulls its ready line low, which in
turn pulls the CPU ready line low. This is repeated as often as required
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Removal of jumper 137-138 is not required for system operation after the
test phase, and should be re-installed to return full capability to the
SBC.
2. EIA Interface
Pins eight and ten of SBC plug J 3 were jumper shorted on the
SBC card back to provide EIA Clear To Send to the Terminal output
(Reference [3], pp. 2-20).
3. Interrupt Implementation
Taps 31 and 36-39 were jumped together to allow use of inter-
rupts, without utilizing all of interrupt seven's inputs. This is des-
cribed in Reference [1], pages 2-16. Additionally, interrupts five and
six were implemented by jumping taps 21 to 48, and 30 to 49 respectively.
4. Master Bus
Once the system 80/20 mother board, J5/15 was jumpered to J4/15
to provide an interface board ground to "lock" the SBC onto the bus as bus
master whenever the interface board is inserted. This supplies a ground
to the SBC Bus Priority In (BPRN/) signal and saves bus access time ewery
time the controller is accessed. This same gain may be realized by out-
putting the Bus Overide signal to the Master Bus Controller via Software
(Reference [10], pp. 4-7: "Multibus Overide").
5. System Reset
Reset was jumped from J5A/38 to J4A/38 to provide System Reset
to the interface board and magnetic bubble module.
C. CONTROLLER BOARD
Controller board implementation is as described in Chapter II and




The low level interrupt from the controller is not carried across
the board to the master bus. This should be wired across to interrupt 5/.
2. Counters
U9 and U5 are SN74LS163A and need to be replaced with SN74S163A.
The lower power Schottky version of these counters was not sufficiently
fast and must be replaced with the straight Schottky version. TI indi-
cated it will supply these in the near future.
3. ROMS
Ul and U2 may need to be replaced. Validation of ROM contents
to ensure they agree with Section II must be accomplished. Validation of
Ull, the redundancy mask might also be checked.
4. Addressing
Address Lines listed on Reference 7 are implemented differently.
Table VII indicates the correspondence.
5. Wiring
Jumper Pad 14 is connected to Pad 15. This is omitted on the
schematic (Reference [7]).
6. Power Failure
The power failure circuitry is not connected between the system
80/20 and the controller input.
D. MBM BOARD
Magnetic Bubble Memory Board implementation is as listed in Reference





C1-C12 are incorrect. This was discovered quite late in the re-
search. The incorrect milspec part was supplied. The current capacitors
are much too small. The correct part number is M39014/01-1473. These
parts have been ordered.
2. Diodes
The Schottky diodes were unavailable in the part number indicated,
A higher voltage rating unit was substituted.
E. INPUT/OUTPUT
A Texas Instruments Silent 700 model 745 was obtained for a field
test terminal. As shipped it is not configured for this purpose and was
modified to interface to the SBC. Internal jumpers were removed to dis-
able the acoustic coupler inputs for TX Data, RX Data, and Data Carrier
Detect. This is required to prevent external noise input during operation,
An interface cable was then constructed to operate the unit.
This cable is equally compatible with the Intel MDS 800 to allow for
maximum peripheral interchangability during development. Operation of
the MDS with the Silent 700 is implemented at 300 BAUD. The Monitor
Module has been modified to allow switch selection of 300 or 2400 Baud
rate for the CRT interface, as the silent 700 printer is an EIA CRT inter-
face. For 300 BAUD, switch one is on, with the other four off. Similarly
for 2400 BAUD, switch five must be on alone.
Operation of the SBC with the Silent 700 is slightly different in
that the keyboard is not implemented for lower case ASCII letters. As
such, for automatic BAUD rate selection after SBC reset, the shift key
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is not utilized to obtain an upper case "V". Simply depress the "V"
key six times to receive the monitor sign on message.
Operation of the terminal thrugh the usual acoustic coupler is still
possible, as a jumper plug was fabricated. Installed in Jl , in place of
the interface cable, it restores the Silent 700 to original configuration,
The jumper is constructed by shorting Pl/11 to Pl/2, Pl/12 to Pl/8, and
Pl/13 to Pl/3.
F. EXTERNAL SUPPLY
Reference [6] indicates the MBM board will operate on ±5 VDC and ±12
VDC. This was a major factor in the decision to undertake MBM research
in connection with the construction of the data recorder, as the SBC
power bus provides only these voltages. In fact, an additional voltage
of +17 VDC is required. TI indicates this will be designed out in future
board designs. For now this requires an external supply.
Analysis of the SBC power supply indicates it might be possible to
tap the unregulated output of the +18 VDC winding and construct a regu-
lated +17 VDC supply within the System 80/20 frame. Schematics were











































































































































































































HBH 30ARD FUNCTION CONTl^vOLLER QOARD intekface board
PLUG PI PLUG Pi PLUG PE
PIN- PIN" PIN»
i-iA GROUND 1 Jj
a-,21-.B-,Y iS V 21 s
3-,li.ia-,13 +12 VDC 3 4
c,nnN, +ia VDC 3 M
M-iDiP 4-17 VDC D EXTEKNAL SUPPLY











da-.z -5 VDC aa a<i3
E BDEN/ 1


















PIN - FUNCTION COLOR
A-Ii SIGNAL GROUND BROWN
A-a ADDRESS (B) RED
A-3 ADDRESS (C) ORANGE
A-M BOARD SELECT(A) YELLOW











A-lb BOARD SELECT(C) BLUE
A-17 HARDWARE RESET VIOLET
























































































































NOTE: Ja-A IS A 100 PIN EDGE CARD CONNECTION.
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